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Electron conduction through quasi-one-dimensional (1D) indium atomic wires on silicon (the
Si(111)-4×1-In reconstruction) is clarified with the help of local structural analysis using scanning
tunneling microscopy. The reconstruction has a conductance per square as high as 100 µS, with
global conduction despite numerous surface steps. A complete growth of indium wires up to both the
surface steps and the lithographically printed electrodes is essential for the macroscopic transport.
The system exhibits a metal-insulator transition at 130 K, consistent with a recent ultraviolet
photoemission study [H. W. Yeom, S. Takeda, E. Rotenberg, I. Matsuda, K. Horikoshi, J. Schaefer,
C. M. Lee, S. D. Kevan, T. Ohta, T. Nagao, and S. Hasegawa, Phys. Rev. Lett. 82, 4898 (1999)].
The downsizing of microelectronics in pursuit of high
density and high speed has brought them into the
nanoscale regime in terms of their dimension. Suppose
that the components of nanoelectronics, fabricated on
a substrate, are further reduced in size to an extent
that they are monoatomically thin. These are noth-
ing else than surface atomic structures, which often
lead to reconstructions whose crystallographic and elec-
tronic properties are essentially distinct from their orig-
inal bulk materials.1 Thus, understanding electron con-
duction properties of surface structures is of fundamental
importance in the future nanoelectronics. In spite of its
long history,2,3,4 interest in electron transport phenom-
ena originating from well-defined surface reconstructions
has been renewed only recently.5,6 To measure such con-
duction, two main difficulties must be overcome: 1) sepa-
rating out conduction through the underlying subsurface
space charge layer2 and 2) establishment of reliable elec-
trical contacts to the atomic structures that are stable
over a wide temperature range. Furthermore, as electron
conduction through surface atomic structure is assumed
to be grossly affected by defects, local structural anal-
ysis is essential to clarify their unambiguous transport
properties.
In this paper an unprecedented combination of conduc-
tivity measurements and scanning tunneling microscopy
clarifies electron transport properties of the Si(111)-4×1-
In reconstruction. This system is particularly interesting
because it consists of quasi-one-dimensional (1D) indium
wires on a silicon surface.7,8,9,10,11,12 We extract surface
conduction through the comparison of two surface struc-
tures, one of which includes intentionally introduced de-
fects. Indium atomic wire arrays have a global conduc-
tance per square as high as 100 µS despite numerous
surface steps. A complete growth of atomic wires up to
both the surface steps and the lithographically printed
electrodes is found to be essential for conduction over
macroscopic lengths. We find a metal-insulator transi-
tion at 130 K, consistent with a recent ultraviolet pho-
toemission study.10
All experiments are performed under ultrahigh vac-
uum (UHV) conditions. Non-doped Si(111) (resistivity
FIG. 1: (a) A representative STM image of the class I sam-
ples. (b) A representative temperature dependence of conduc-
tivity (σ) of the class I samples (solid line). The dashed line
is the speculated temperature dependence of σ above 110 K
due to the contribution of the subsurface space charge layer.
Inset: a diagram of the electrical conduction measurement of
the Si(111)-4×1-In reconstruction. (c) A representative STM
image of the class II samples. (d) A representative temper-
ature dependence of conductivity (σ) of the class II samples
(solid line). The variation of σ can be well described by the
equation σ = C exp(−Eg/kBT )T−α (dashed line). Inset: the
energy band diagram of the system of the surface Si(111)-
4×1-In reconstruction and the silicon substrate.
ρ > 1000 Ω cm) is chosen as the substrate to minimize
the electron conduction through the bulk. Tantalum, a
typical refractory metal, is adopted as the electrode ma-
terial to avoid diffusion during high temperature sam-
ple treatments. Two electrode pads separated by 1 mm
are deposited beforehand on the sample with an electron
beam evaporator (the inset of Fig. 1(b)). After load-
2ing into the UHV chamber, the samples are cleaned by
flashing at 1150 ◦C for 30 s. Indium is then deposited
to a thickness of 1.8 monolayers (ML), followed by an-
nealing around 450 ◦C for 5 minutes. This develops in-
dium atomic wire arrays on a silicon surface (Si(111)-
4×1-In reconstruction).7,8,9,10,11,12 The 4×1 reconstruc-
tion is confirmed over an extensive area by Low Energy
Electron Diffraction (LEED). Local structures are ob-
served with STM at room temperature, revealing defects
in the wires, surface steps and domain boundaries. We
find two classes of samples in terms of structural growth;
I) complete and II) incomplete growth of indium atomic
wires near the surface steps. Figures 1(a) and 1(c) show
representative STM images respectively.13 After indium
deposition, annealing at a temperature slightly higher
than that required for complete growth strips off indium
from the step edges. Thus, growth of the reconstruction
at steps is controllable, and is homogeneous within the
area of electron conduction.
Voltage-biased dc two-probe measurements are con-
ducted after STM observation. Two spring-loaded gold-
coated probes are pressed onto the electrodes to insure
stable and reliable electrical contacts (the inset of Fig.
1(b)). The current-voltage (I − V ) characteristics are
linear for −1 V < V < 1 V over a wide temperature
range, confirming the absence of a Schottky barrier at
the electrode interfaces. The temperature dependence of
conductivity is measured between room temperature and
6 K. No contamination is apparent in the STM images
after the cooling cycles. The carriers in the bare sili-
con substrates are found to be quenched below 220 K.
This allows the selective detection of electrical conduc-
tion originating from the surface structures: the possible
conduction path is either the surface reconstruction or
the underlying subsurface space charge layer.2,5
We clarify electron conduction through the Si(111)-
4×1-In reconstruction through the comparison of the two
sample classes (I, II). Figure 1(b) shows the tempera-
ture dependence of conductivity (σ) of a representative
class I sample (solid line).14 σ exhibits a broad maximum
around 160 K with decreasing temperature, followed by a
significant drop below 130 K. This drop indicates a dra-
matic change in the conduction mechanism. Complete
growth of indium wires right up to the surface step (Fig.
1(a)) suggests that conduction is through both the sur-
face reconstruction and the subsurface space charge layer
in the class I samples. Destruction of the indium wires
at steps edges should eliminate the surface conduction,
leaving only the subsurface conduction. Figure 1(d) ex-
emplifies the temperature dependence of conductivity of
the class II samples. While the overall behavior is similar
to that of the class I samples, the sudden decrease in σ
below 130 K is absent. The value of σ above 130 K is also
significantly lower than that of the class I samples (see the
dashed line in Fig. 1(b) as an eye guide). This difference
is not due to change in space charge layer conduction
caused by different structural growth at steps, because
this would lead to a rather uniform shift in σ across the
FIG. 2: (a) An STM image of the sample with the Si(111)-
4×1-In reconstruction in the first measurement. (b) An STM
image of the sample in the second measurement. Inset: mag-
nified image of an indium-induced defect. (c) The tem-
perature dependence of conductivity of a sample with the
Si(111)-4×1-In reconstruction in two consecutive measure-
ments. Solid line: first measurement on the sample with a
complete reconstruction (see (a)). Dashed line: second mea-
surement on the sample with defects in the middle of the wires
(see (b)). The difference between the two measurements is the
contribution from the surface reconstruction (dotted-dashed
line, five-times magnified).
entire temperature region. Thus we conclude that the
gray region of Fig. 1(b) is the contribution from the sur-
face atomic wires; the conductivity is approximately 100
µS. The sudden decrease in σ below 130 K is ascribed to
a change in the surface conduction mechanism.
We confirm that the residual conductivity found in the
class II samples (Fig. 1(d)) is the contribution of the
subsurface space charge layer. The variation of σ can be
well described by the equation
σ = C exp(−Eg/kBT )T−α (1)
where C is a constant and Eg and α are parameters. By
curve fitting, one obtains Eg = 39.7meV and α = 2.89.
The fitting curve (dashed line in Fig. 1(d)) fully sup-
ports the experiment. The diagram of Fig. 1(d) (in-
set) illustrates the origin of these parameters.2 Because
of the different Fermi levels between the surface Si(111)-
4×1-In reconstruction and the silicon substrate, the sil-
icon bands bend upwards near the surface. This in-
duces hole carriers in the subsurface space charge layer.
Eg is attributed to the energy difference between the
Fermi level and the upper bound of the silicon valence
band near surface, representing the activation energy for
holes. The term T−α in equation (1) corresponds to the
power-law T -dependence of the hole mobility. The value
Eg = 39.7meV is consistent with a previous report,
8 and
the value α = 2.89 is close to α = 2.20, 2.42 for p- and
3n-type silicons respectively.15 Once the band bending is
determined, one can estimate the conductivity (σ) of the
space charge layer using the reported silicon mobility.5,16
At room temperature, σ is estimated to be 170 µS, con-
sistent with the measured value 300 µS considering that
the conductivity of the substrate (70 µS) is included at
room temperature. Thus we conclude that the electron
conduction in the class II samples is dominated by the
subsurface space charge layer.
We have demonstrated electron conduction through
surface reconstruction by intentionally destroying wires
at steps, while their quantitative temperature depen-
dence remains undetermined. To clarify this, we extract
surface conduction by introducing defects in the middle
of the wires on the same sample. A metal-insulator tran-
sition of this system is observed via transport experi-
ments. First, a complete Si(111)-4×1-In reconstruction
is formed with negligible defects (Fig. 2(a)). The conduc-
tivity σ shows a significant decrease at 130 K (Fig. 2(c),
solid line). After returning to room temperature, a small
amount of indium (0.04 ML) is additionally deposited
without any sample annealing. This process induces de-
fects in the middle of the indium wires (Fig. 2(b)). In
the second conductivity measurement (Fig. 2(c), dotted
line), σ is significantly decreased compared to the first
above 130 K, while the two measurements collapse to a
single curve below 130 K. Because electron conduction is
suppressed by defects in the wires, the difference between
the two (Fig. 2(c), dotted-dashed line) is the contribu-
tion of the surface reconstruction. It gradually decreases
with decreasing temperature, followed by a sudden drop
at 130 K. Below 120 K, conduction of the indium wires
ceases, showing that the system is in the insulating phase.
Let us note that the electron transport phenomenon
revealed here originates from the unique surface state of
Si(111)-4×1-In reconstruction. A thin indium film on a
silicon surface with bulk-like electronic states would not
exhibit this change. The result is in agreement with a
phase transition recently found by Yeom et al.10 They
clarified that the system undergoes a transition around
130 K accompanied by gap opening at the Fermi level,
leading to periodic modulation of lattices and charges be-
low the transition temperature. Although its mechanism
is still under debate, it is clear from our finding that the
system undergoes a metal-insulator transition.
Although macroscopic surface electron conduction
through steps and domain boundaries seems remarkable,
this has been confirmed for the Si(111)-
√
3 ×
√
3-Ag
reconstruction in a similar configuration.5 The surface
steps and domain boundaries may be the main sources
of resistance in surface conduction, but the present ex-
periment suggests that the conductivity is generally quite
high as far as the surface reconstruction grows up to the
steps. However, disruption of the reconstruction near
steps can significantly enhance their resistance. This is
possible if electron transfer between adjacent terraces is
due to tunneling. In this case, only a small change in tun-
neling gap distance will lead to substantial enhancement
FIG. 3: An STM image of the interface between the indium
wires and a test tantalum pad. The surface reconstruction
has grown up to the edge of the pad.
of resistance.
One other factor significantly affects the global trans-
port through the surface reconstruction: the electrode-
indium wire interface. Figure 3 shows an STM image of
the interface between the indium wires and a test tan-
talum pad. Surprisingly, the surface reconstruction has
grown right up to the edge of the pad. This establishes
the electrical connection between the electrodes and the
wires. If silver rather than tantalum is deposited as elec-
trodes on a sample after growth of the indium wires,
wires near the electrode pads are destroyed, apparently
by migrating silver atoms. We confirmed that this re-
sults in vanishing surface conduction. The growth of the
indium surface reconstruction requires a clean silicon sur-
face, which is maintained even near tantalum pads after
flash cleaning.17 This gives a natural explanation for the
growth of the indium wires right up to the electrode in-
terface.
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